

EZ-BIST

An Easy-to-use EDA Tool



iST/RT

© 2021 iSTART-TEK INC.

EZ-BIST features simple setting and easy to use, suitable for developing MCU system which memory instances are less than 50. It is also the best tool for academic and semiconductor research institutions to realize MBIST behavior and implementation.

◆EZ-BIST's friendly interface and simplify operation enables users to build BIST circuit instantly, effectively shorten SoC development time, further improves product inspection and reduces development cost.

EZ-BIST Features

- Complete GUI interface
- Support UDM (User Defined Memory)
- Support memory grouping setting
- Support auto clock tracing
- Support clicks and drags to memory port insertion
- Support gate-cell insertion for power saving
- Smart error proofing design
- ◆BIST insertion supports up to 50 memory instances
- Support multiple memory testing algorithms in MBIST design
- Support testing algorithms selection via application & technology node





**** Note:** BFL – Bist Feature List, BII – Bist Integration Information



EZ-BIST GUI Interface

- Simple and interactive user interface
- Enumeration items settings
- Easy to use with clear tab orientation
- Intuitive design for users to accomplish steps easily

BFL Configuration Tool@VENUS	-	п×		
<u>F</u> ile <u>O</u> ption				
OPTION V CLOCK V REPAIR V GROUP V BIST V BFL content				
verilog nath				
verifing pach				
user define memory		<u> </u>		
top module name				
top hierarchy	<u>[</u>			
🗆 auto group				
Clock trace				
☐ insertion				
☐ integrator mode				
Work path				
∏ fault free				
parsing mode	Netlist_only			



Operation Example – General Setting

verilog_path : ./run.f

■ Specify Verilog file paths for EZ-BIST

user_define_memory :

If memories does not support in EZ-BIST tool database. Users can describe these memory models according to "user defined memory" template. After that, specify these "user defined memory" filename to "user_define_memory" in BFL file

top_module_name : top

■Specify top module name of system design

top_hierarchy : top

■Specify design hierarchy which BIST circuit will be inserted

clock_trace : no

■ To disable/enable auto clock tree tracing function

X BFL Configuration Tool@VENUS -					
<u>F</u> ile <u>O</u> ption					
OPTION V CLOCK V REPAIR V GROUP V BIST V BFL content					
	C.				
Verilog path ./run.	Ĩ				
user define memory					
top module name top					
top hierarchy top					
🔽 auto group					
☐ clock trace					
✓ insertion					
▼ integrator mode					
Work path ./mbis	\$t				
□ fault free					
parsing mode RTL_or	ly	•			
block path					



Operation Example – BIST Related Setting

STIL_test_bench: no

If STIL_test_bench sets yes, it will generate a test bench with STIL format

WGL_test_bench: no

If WGL_test_bench sets yes, it will generate a test bench with WGL (Waveform Generation Language) format

asynchronous_reset : yes

- ■Specify asynchronous or synchronous reset of MBIST/BISR.
- ■If "Yes", reset while reset signal assert
- ■If "no", reset while rising-edge of MCK signal

bist_interface :

■basic, minibist, IEEE 1500 and IEEE 1149.1 (JTAG)

X BFL Configuration Tool@VENUS <u>Eile Option</u> OPTION \/ CLOCK \/ REPAIR \/ GROUP \/ BIST option \/ algorithm \	- D ×
<pre></pre>	<pre>└ diagnosis support └ diagnosis data sharing └ diagnosis memory info └ diagnosis time info └ diagnosis faulty items └ algorithm └ grp_id └ operation └ address └ element └ ram_data └ seg_id └ rom_data</pre>
background style SOLID ▼ □ background bit inverse □ background col inverse bypass support no ▼ □ bypass clock bypass reg sharing 1	<pre></pre>
Jypass feg shalling 1 □ clock function hookup □ clock switch of memory □ clock source switch □ clock within pll	

UDM – User Define Memory

- UDM offers customers adding their own memory model
- ♦ GUI interface operation
- Supports Single port, 2 ports, dual port SRAM and ROM





Executing BFL in EZ-BIST

Insert BIST circuit into cusomers design

One click [File] -> [Run] to perform BIST processing

The same as command Line Interface as following

\$ start -bfl start_template.bfl

K BFL Configuration Tool@VENUS -	
ile <u>O</u> ption	
OPTION / CLOCK / REPAIR / GROUP / BIST / BFL content	
define(OPTION)	
set verilog path = /run f	# /a
set user define memory = ./tool.udm	# /a
set top module name = top	# de
set top hierarchy = top	# de
set clock trace = no	# ve.
set auto group = no	# ve.
set insertion = no	# ye.
set integrator mode = no	# ye
set work path = ./mbist	# ./1
set fault free = no	# ye.
set parsing mode = Netlist only	# RT:
set repair prefix =	# pr
set block_path =	# /a:
define{CLOCK}	
set sdc_file =	# /a:
<pre>define{clock_domain_1}</pre>	
set clock_cycle = 100.0	# fl
<pre>set clock_source_list =</pre>	# to:
end_define{clock_domain_1}	
define{clock_domain_2}	
set clock_cycle = 100.0	# fl
set clock_source_list =	# to:
end_define(clock_domain_2)	
end_define{CLOCK}	
define(GROUP)	
set sequencer limit = 60	# in
set group limit = 30	# in
set memory list =	# /a:
set time hierarchy = 0.5	# 0(
set lib path =	# /a:
set power limit = 1.0	# mW
set hierarchy limit = 0	# in
define{PHYSICAL}	
set enable physical = no	# ye.▼



Thank You



© 2021 iSTART-TEK INC.